WHAT IS CLAIMED IS:

1		1. A method for validating performance and functionality of a
2	processor, cor	prising the steps of:
3		executing a program on a high level simulator of said processor;
4	. \	establishing a plurality of checkpoints;
5	•	saving state data at each of said checkpoints; and
6		running said program on a plurality of low level simulators of said
7	processor in p	arallel, starting each of said low level simulators at a corresponding
8	checkpoint wi	th corresponding state data associated with said corresponding checkpoint.
1		2. The method of claim 1 wherein said checkpoints divide said
2 .	program into	ode fragments of determined lengths.
1		3. The method of claim 1 wherein said checkpoints divide said
2	program into	ode fragments of random lengths.
1		4. The method of claim 1 wherein said state data comprises:
2		program counter contents of set processor;
3		register contents of said processor;
4		cache memory contents of said processor;
5	•	main memory contents of said processor; and
6		branch prediction contents of said processor.
Ū	,	brainer production contents of said processor.
1		5. The method of claim 1 wherein said processor is one of (a) a
2	microprocesso	r, (b) a digital signal processor, (c) an input/output (I/O) controller, and (d)
3	a network pro-	eessor.
1	• a	6. The method of claim 1 wherein said high level simulator is one of
2	(a) an instruct	on accurate simulator (IAS) of said processor and (b) a cycle accurate
3	simulator (CA	S) of said processor.
1		7. The method of claim 1 wherein each of said low level simulators is
2	a register trans	fer level (RTL) model of said processor, written as one of (a) a VHDL
3	model of said	processor and (b) a Verilog model of said processor.

1	8. The method of claim 1 wherein said running step further comprises
2,	the steps of:
3	loading each of said low level simulators with said program;
4	initializing each of said low level simulators at said corresponding
5	checkpoint with said corresponding state data associated with said corresponding
6	checkpoint; and
7	executing said program on said low level simulator up to a certain
8.	point in said program.
1	9. The method of claim 8 wherein said certain point is one of (a) a
2	next checkpoint immediately following said corresponding checkpoint, (b) a point in said
3	program a random length after said corresponding checkpoint, and (c) a point after said
4	corresponding checkpoint
1	10. The method of claim 1 wherein said running step further comprises
2	generating one of (a) functional data of said processor and (b) performance data of said
3	processor.
1	11. A computer readable media having stored thereon a program for
2	validation of performance and functionality of a processor, comprising computer readable
3	instructions for:
4	executing a program on a high level simulator of said processor;
5	establishing a plurality of checkpoints;
6	saving state data at each of said checkpoints; and
7	running said program on a plurality of low level simulators of said
8	processor in parallel, starting each of said low level simulators at a corresponding
9	checkpoint with corresponding state data associated with said corresponding checkpoint.
1	12. The computer readable media of claim 11 wherein said checkpoints
2	divide said program into code fragments of determined lengths.
2	divide said program into code fragments of determined lengths.
1	13. The computer readable media of claim 11 wherein said checkpoints
2	divide said program into code fragments of random lengths.

1	14. The computer readable media of claim 11 wherein said computer			
2	readable instructions for running said program on a plurality of low level simulators of			
3	said processor in parallel, further comprises computer readable instructions for:			
4	loading each of said low level simulators with said program;			
, 5	initializing each of said low level simulators at said corresponding			
6	checkpoint with said corresponding state data associated with said corresponding			
7	checkpoint; and			
8	executing said program on said low level simulator up to a certain			
9	point in said program.			
1	15. A computer system for validating performance and functionality of			
^2	a processor, comprising:			
3	a first computer programmed with a high level simulator of said processor			
4	and configured to run a program;			
5	a memory for storing checkpoints and state data at each of said			
6	checkpoints; and			
7	a plurality of second computers programmed with low level simulators of			
8	said processor and configured to run said program in parallel, each of said second			
9	computers starting at a different one of said checkpoints with a corresponding state data.			